


14 GHz Divide-by-8 to 511 Programmable Integer Divider



40 pin Quad Flat No Lead (QFN)
6x6 mm pkg, 0.5 mm pad pitch
JEDEC MO-220 Compliant

Marking Information:
UXN14M9P = Device Part Number
XXXX = Lot Code



Product Highlights

- Wide Operating Range: DC – 14 GHz
- Contiguous Divide Ratios: 8 to 511
- Large Output Swings: >1 Vpp/side
- Single-Ended and/or Differential Drive
- Size: 6mm x 6mm
- Parallel Control Lines
- Low SSB Phase Noise:
-147 dBc @ 10 kHz Offset

Description

The UXN14M9P is a highly programmable integer divider covering all integer divide ratios between 8 and 511. The device features single-ended or differential inputs and outputs. Parallel control inputs are CMOS and LVTTTL compatible for ease of system integration. The UXN14M9P is packaged in a 40-pin, 6mm x 6mm leadless plastic surface mount package.

Pad Metallization

The QFN package pad metallization consists of a 300-800 micro-inch (typical thickness 435 micro-inch or 11.04um) 100% matte Sn plate. The plating covers a Cu (C194) leadframe. The packages are manufactured with a >1hr 150C annealing/heat treating process, and the matte (non-glossy) plating, specifically to mitigate tin whisker growth.

Application

The UXN14M9P can be used as a general purpose, highly configurable, divider in a variety of high frequency synthesizer applications. Fast switching combined with a wide range of divide ratios make the UXN14M9P an excellent choice for fractional-N and integer-N PLLs. Fractional division may be achieved by applying a sequence to the divider control lines, such as a delta-sigma modulated sequence.

Key Specifications (T=25 °C)

V_{ee} = -3.3 V, I_{ee} = 185 mA, Z_o=50 Ω

Parameter	Description	Min	Typ	Max
F _{in} (GHz)	Input Frequency	DC*	-	14
P _{in} (dBm)	Input Power	-	0	+10
P _{out} (dBm)	Output Power	-	+4	-
P _{DC} (W)	DC Power Dissipation	-	1.1	-
θ _{jc} (°C/W)	Junction-Case Thermal Resistance	-	14	-

*Low frequency limit dependent on input edge speed

Frequency Divider Application




Figure 1: Min/Max Single-Ended Input Power Input Sensitivity Window




Figure 2: Divide-by-8 Output Power, 3rd Harmonic & Input Feedthru




Figure 3: Static Divide-by-8 Configuration Input Freq = 14 GHz




Figure 4: Static Divide-by-511 Configuration Input Freq = 14 GHz




Figure 5: Dynamic Divide-by-8/9 Application Input Freq = 14 GHz




Figure 6: Dynamic Divide-by-16/17 Application Input Freq = 14 GHz

UXN14M9P Datasheet




Figure 7: Functional Block Diagram

Pin Description

Port Name	Description	Notes
INP	Divider Input, Positive Terminal	CML signal levels
INN	Divider Input, Negative Terminal	CML signal levels
OUTP	Divider Output, Positive Terminal	CML signal levels
OUTN	Divider Output, Negative Terminal	CML signal levels
P0-P8	Divider Modulus Control (P8=MSB)	CMOS levels, see Equation 1, defaults to logic 0
VCC	RF & DC Ground	The paddle is connected to +VCC inside the package
VEE	-3.3 V @ 340 mA	Negative Supply Voltage

Equation 1

$$\text{Divider Modulus} = N = P_0 \cdot 2^0 + P_1 \cdot 2^1 + P_2 \cdot 2^2 + \dots + P_8 \cdot 2^8 \quad \text{for } 8 \leq N \leq 511$$

CMOS Levels for control lines P0-P8

Logic Level	Minimum	Typical	Maximum
1 (High)	Vcc-1.25V	Vcc-0.8V	Vcc-0.8V
0 (Low)	Vee	Vee	Vee + 1.25V

Simplified Control Logic Schematic




Figure 8: Simplified Control Logic Schematic

Low Frequency Operation

Low frequency operation is limited by external bypass capacitors and the slew rate of the input clock. The next paragraph shows the calculations for the bypass capacitors. If DC coupled, the device operates down to DC for square-wave inputs. Sine-wave inputs are limited to ~50 MHz due to the 10 dBm max input power limitation.

The values of the coupling capacitors for the high-speed inputs and outputs (I/O's) are determined by the lowest frequency the IC will be operated at.

$$C \gg \frac{1}{2 \cdot \pi \cdot 50 \Omega \cdot f_{\text{lowest}}}$$

For example to use the device below 30 kHz, coupling capacitors should be larger than 0.1uF.

IC Assembly

The device is designed to operate with either single-ended or differential inputs. Figures 1, 2 & 3 show the IC assembly diagrams for positive and negative supply voltages. In either case the supply should be capacitively bypassed to the ground to provide a good AC ground over the frequency range of interest. The backside of the chip should be connected to a good thermal heat sink.

All RF I/O's are connected to VCC through on-chip termination resistors. This implies that when VCC is not DC grounded (as in the case of positive supply), the RF I/O's should be AC coupled through series capacitors unless the connecting circuit can generate the correct levels through level shifting.

ESD Sensitivity

Although SiGe IC's have robust ESD sensitivities, preventive ESD measures should be taken while storing, handling, and assembling.

Inputs are more ESD susceptible as they could expose the base of a BJT or the gate of a MOSFET. For this reason, all the inputs are protected with ESD diodes. These inputs have been tested to withstand voltage spikes up to 400V.

CML Logic Levels for DC Coupling (T=25 °C)

Assuming 50 Ω Terminations at Inputs and Outputs

	Parameter		Minimum	Typical	Maximum
Input	Differential	Logic Input _{high}	V _{cc}	V _{cc}	V _{cc}
		Logic Input _{low}	V _{cc} - 0.05 V	V _{cc} - 0.3 V	V _{cc} - 1 V
	Single	Logic Input _{high}	V _{cc} + 0.05 V	V _{cc} + 0.3 V	V _{cc} + 1 V
		Logic Input _{low}	V _{cc} - 0.05 V	V _{cc} - 0.3 V	V _{cc} - 1 V
Output	Differential & Single	Logic Output _{high}	V _{cc} - 0.9 V	V _{cc} - 0.6 V	V _{cc} - 0.5 V
		Logic Output _{low}	V _{cc} - 1.1 V	V _{cc} - 1.6 V	V _{cc} - 1.7 V


Differential Versus Single-Ended

The UXN14M9P is fully differential to maximize signal-to-noise ratios for high-speed operation. All high speed inputs and outputs are terminated to V_{CC} with on-chip resistors (refer to functional block diagram for specific resistor values). The maximum DC voltage on any terminal must be limited to $V_{CC} \pm 1V$ to prevent damaging the termination resistors with excessive current. Regardless of bias conditions, the following equation should be satisfied when driving the inputs differentially:

$$V_{CC} - 1 < V_{AC}/4 + V_{DC} < V_{CC} + 1$$

where V_{AC} is the input signal p-p voltage and V_{DC} is common-mode voltage.

The outputs require a DC return path capable of handling $\sim 30mA$ per side. If DC coupling is employed, the DC resistance of the receiving circuits should be 50 ohms to V_{CC} . If AC coupling is used, a bias tee circuit should be used such as shown below. The discrete R/L/C elements should be resonance free up to the maximum frequency of operation for broadband applications.



In addition to the maximum input signal levels, single-ended operation imposes additional restrictions: the average DC value of the waveform at IC should be equal to V_{CC} for single-ended operation. In practice, this is easily achieved with a single capacitor on the input acting as a DC block. The value of the capacitor should be large enough to pass the lowest frequencies of interest.

Note that a potential oscillation mechanism exists if both inputs are static and have identical DC voltages; a small DC offset on either input is sufficient to prevent possible oscillations. Connecting a 10k ohm resistor between the unused input and V_{EE} should provide sufficient offset to prevent oscillation.

Negative Supply (DC Coupling)




Figure 9: DC Coupling Negative Supply

Negative Supply (AC Coupling)




Figure 10: AC Coupling Negative Supply

Positive Supply (AC Coupling)

(Note that the metalized backside of the QFN package – the paddle – is internally connected to Vcc, therefore will be at +3.3V potential for the positive supply case. The paddle needs to be soldered to a pad on the pcb to provide heatsinking for the divider; special attention to the pcb design is required to isolate the pcb pad from ground.)




Figure 11: AC Coupling Positive Supply

Application Notes

Duty Cycle

The UXN14M9P output duty cycle varies between 25% and 64% as a function of the divide ratio. For divide ratios between 16 and 511, the pulse width remains constant in each octave band (e.g. between 128 and 255), and gives a duty cycle of 50% for powers of 2. Thus, the duty cycle is bounded between 25 and 50% for divide ratios between 16 and 511. For divide ratios between 8 and 15, the pulse width does not stay fixed, but varies with the divide ratio. The duty cycle ranges from 33% to 64% for these divide ratios. The table shown below gives pulse width and other necessary information for computing the duty cycle, given the divide ratio. The equation provided allows calculation of the duty cycle based on the information supplied by the table. A chart below summarizes the duty cycles for all possible divide ratios.





Table: Duty Cycle Summary

Divide Ratio	Pulse Width (Input Cycles)	Duty Cycle (%)
8	4	50
9	5	55.6
10	6	60
11	7	63.6
12	4	33.3
13	5	38.5
14	6	42.9
15	7	46.7
16-31	8	50-25
32-63	16	50-25
64-127	32	50-25
128-255	64	50-25
256-511	128	50-25

$$\text{Duty Cycle (\%)} = \frac{\text{Pulse Width}}{\text{Divide Ratio}} \times 100\%$$



Dynamic Programming Requirements




The UXN14M9P achieves contiguous divisions by retiming the input controls for the divide ratio each output cycle. This feature is fitting for applications where the divide ratio requires quick programmability, such as in fractional-N synthesizers. A representative diagram of how the part might be used in such an application is shown below. In this setup the divider output is used to clock (or update) the control circuitry. The polarity of the output edge is chosen by the user depending on the relative timing of the control transitions to the output edge.

T setup as defined in the timing diagram, is given by the following formula:

$$T_{\text{setup}} = 4 \cdot T_{\text{input}} + 0.7 \text{ nsec}$$


where T_{input} = input period. Notice that for $N=8$ and input frequencies above 6 GHz ($T_{\text{input}} < 165 \text{ psec}$), T_{setup} exceeds the output period. Thus, an appropriate latency must be introduced to achieve proper updating. Thold shows the region to avoid updating of the control signal.

Assuming that the divide controls are updated within one output cycle of the output rising edge, a chart is provided showing the recommended minimum divide ratios plotted against input frequency. This means for a given input frequency, all divide ratios above the minimum recommended divide ratio will achieve smooth divisions, whereas any divide ratio below the minimum may produce momentary errors. These values are a general guideline and may vary depending on the exact situation in which it is used.



UXN14M9P Datasheet

UXN14M9P Physical Characteristics



Pkg Size:	6.00 x 6.00 mm
Pkg Size Tolerance:	+/- 0.25 mm
Pkg Thickness:	0.9 +/- 0.1 mm
Pad Dimensions:	0.23 x 0.4 mm
Center Paddle:	4.20 x 4.20 mm
JEDEC Designator:	MO-220

TOP VIEW

UXM14M9P Pin Definition

Pin Function		Operational Notes
1,6,11,17-20,23-29,padddle (Vcc)	RF and DC Ground	0 V
2,3,7-10,12-14,21,22,30,40 (Vee)	Negative Supply Voltage	Nominally -3.3 V
4 (INN)	Divider Input	Negative Terminal of differential input
5 (INP)	Divider Input	Positive Terminal of differential input
15 (OUTP)	Divider Output	Positive Terminal of differential output
16 (OUTN)	Divider Output	Negative Terminal of differential output
31 (P8)	Divide Modulus Control (MSB)	Defaults to logic 0, connect to Vcc-0.8V for logic 1
32 (P7)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
33 (P6)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
34 (P5)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
35 (P4)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
36 (P3)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
37 (P2)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
38 (P1)	Divide Modulus Control	Defaults to logic 0, connect to Vcc-0.8V for logic 1
39 (P0)	Divide Modulus Control (LSB)	Defaults to logic 0, connect to Vcc-0.8V for logic 1
Paddle (Backside of Package)	Vcc	Should be tied to VCC

Absolute Maximum Ratings

Parameter	Value	Unit
Supply Voltage (VCC-VEE)	4.0	V
RF Input Power (INP, INN)	+10	dBm
Operating Temperature	-40 to 85	°C
Storage Temperature	-85 to 125	°C
Junction Temperature	125	°C

The information contained herein is believed to be accurate and is provided "AS IS, WHERE IS", with all faults and the entire risk associated with its use being entirely with the user. Centellax makes no representation with respect to the merchantability of the products or their suitability or fitness for any particular purpose or use. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.